

Fig. 1
(PRIOR ART)

VL ARBITRATION TABLE




Fig. 2A
(PRIOR ART)

ARBITRATION TABLE

| Index | VL | Weight Value |
|-------|----|--------------|
| 0 | 0 | 1 |
| 1 | 1 | 1 |
| 2 | 0 | 1 |
| 3 | 2 | 0 |
| 4 | 0 | 1 |
| 5 | 3 | 1 |
| 6 | 0 | 1 |
| 7 | 2 | 1 |
| 8 | 1 | 1 |
| 9 | 4 | 1 |
| 10 | 0 | 0 |
| 11 | F | 1 |
| 12 | F | 1 |
| 13 | F | 1 |
| 14 | F | 1 |
| 15 | F | 0 |

INDEX
POINTER

REQUEST
PENDING

Fig. 2B
(PRIOR ART)

20




Fig. 3A




Fig. 3B




Fig. 4

DESTINATION
ROUTING
REQUEST

70

| | | | | | | | |
|---|--|--|---------------------------------------|--|-------------------------------------|------------------------------------|--------------------------------------|
| REQUEST EXTENSION (2 BIT) <u>96</u> | PARTITION KEY (16 BIT) <u>92</u> | DESTINATION ADDRESS (16 BIT) <u>90</u> | SERVICE LEVEL (4 BIT) <u>94</u> | PACKET LENGTH (11 BIT) <u>86</u> | REQUEST ID (10 BIT) <u>84</u> | INPUT PORT (5 BIT) <u>82</u> | REQUEST CODE (2 BIT) <u>80</u> |
|---|--|--|---------------------------------------|--|-------------------------------------|------------------------------------|--------------------------------------|

DIRECT
ROUTING
REQUEST

72

| | | | | | | | |
|---|----------------------|----------------------------------|---------------------------------------|--|-------------------------------------|------------------------------------|--------------------------------------|
| REQUEST EXTENSION (2 BIT) <u>76</u> | RESERVED (27 BIT) | OUTPUT PORT (5 BIT) <u>88</u> | VIRTUAL LANE (4 BIT) <u>102</u> | PACKET LENGTH (11 BIT) <u>86</u> | REQUEST ID (10 BIT) <u>84</u> | INPUT PORT (5 BIT) <u>82</u> | REQUEST CODE (2 BIT) <u>80</u> |
|---|----------------------|----------------------------------|---------------------------------------|--|-------------------------------------|------------------------------------|--------------------------------------|

CREDIT
UPDATE
REQUEST

74

| | | | | | | | |
|-------------------------------------|----------------------|----------------------------------|---------------------------------------|--|---------------------|---------------------------------|--------------------------------------|
| PORT STATUS (2 BIT) <u>98</u> | RESERVED (27 BIT) | OUTPUT PORT (5 BIT) <u>88</u> | VIRTUAL LANE (4 BIT) <u>102</u> | FLOW CONTROL CREDIT LIMIT (FCCL) (12 BIT) <u>104</u> | RESERVED (9 BIT) | INPUT PORT (5 BIT) <u>82</u> | REQUEST CODE (2 BIT) <u>80</u> |
|-------------------------------------|----------------------|----------------------------------|---------------------------------------|--|---------------------|---------------------------------|--------------------------------------|

Fig. 5




Fig. 6

42




Fig. 7




Fig. 8




Fig. 9

Combined Priority List Address Map




Fig. 10A

High-Priority VL Ranking Table - Address Map




Fig. 10B

Low-Priority VL Ranking Table - Address Map




Fig. 10C

Priority List Address Map




Fig. 10D




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16A

Priority Management Table Read




Fig. 16B

Virtual Lane Qualification




Fig. 16C

VL Priority Ranking Look-up





Fig. 16D


[illegible]

Fig. 16E(1)

Virtual Lane Selection 1




Fig. 16E(2)




Fig. 16F




Fig. 16H




Fig. 16




Fig. 16J




Fig. 17




Fig. 18